EDA365电子论坛网

标题: MIXED-SIGNAL AND DSP DESIGN TECHNIQUES [打印本页]
作者: Pang8343569    时间: 2016-12-1 15:13
标题: MIXED-SIGNAL AND DSP DESIGN TECHNIQUES
LBSALE[10]LBSALEMIXED-SIGNAL AND DSP DESIGN TECHNIQUES7 {$ W6 S( @; N2 k; p$ Q; s! ?
SECTION 1
& ]7 i  S6 V$ N4 ^) `9 yINTRODUCTION
) S0 k1 }7 m6 PSECTION 2
5 s9 m) l, E3 xSAMPLED DATA SYSTEMS, n- Y2 l* |( h; w, {7 c5 \
 Discrete Time Sampling of Analog Signals/ F6 ^0 C3 @4 I( l. z; G$ Z( Z
 ADC and DAC Static Transfer Functions and DC Errors( [: ]! V$ e7 R# l; a* D
 AC Errors in Data Converters7 }% a. r( a+ l7 n0 M3 U
 DAC Dynamic Performance. e' a+ L; [& |3 D  \
SECTION 3
* s' z. `4 E  d0 lADCs FOR DSP APPLICATIONS
( I1 ?, s. O# K! y. V Successive Approximation ADCs: t) O- P# O$ x' X7 U
 Sigma-Delta ADCs
# ?4 z6 u( P  w9 K Flash Converters  c$ k( i# Q& U1 y- {
 Subranging (Pipelined) ADCs3 a- r/ c( }. W6 H6 u) o; A
 Bit-Per-Stage (Serial, or Ripple) ADCs" ^8 k% A  h$ s
SECTION 4. H8 S3 ]6 s# V( Y: h
DACs FOR DSP APPLICATIONS! Z8 h. d" g0 F, a, D
 DAC Structures
6 Q1 V3 ~; q8 L: G Low Distortion DAC Architectures7 I6 V: l4 n; _* g) o* `% Y, S! b
 DAC Logic
" T- T. v7 c4 t8 H1 m# L Sigma-Delta DACs" Q: {# q5 K% e- d2 F' }
 Direct Digital Synthesis (DDS)
5 G; `$ l( a& D3 |$ o- X  ASECTION 5( `6 m8 j' `- N5 a% L
FAST FOURIER TRANSFORMS
' w1 H' b+ Y0 K: d  S& F The Discrete Fourier Transform6 \( r* h; d+ f# f
 The Fast Fourier Transform" }% R# e( Y, a5 C
 FFT Hardware Implementation and Benchmarks
6 T% L" w  \* e8 m5 U DSP Requirements for Real Time FFT Applications
0 A) i" G+ O, x7 j- {3 b) M Spectral Leakage and Windowing
! q* z, {5 ]5 O  i$ iSECTION 6
3 D( x9 B) G" f  @% y/ SDIGITAL FILTERS* y+ @/ ?$ C7 g: p1 A
 Finite Impulse Response (FIR) Filters- P7 `# \9 [0 X
 Infinite Impulse Response (IIR) Filters- M4 y+ }# W' M7 K# L/ |
 Multirate Filters
/ @  t) u0 ~/ w" n0 Y Adaptive Filters
2 l) R% A$ L; ^SECTION 7% k  p' _! Y& [+ s$ t+ r
DSP HARDWARE; Y% B# A& g) C% c
 Microcontrollers, Microprocessors, and Digital Signal
# [/ [+ ~. n+ U6 fProcessors (DSPs). d# A. O- \# p: s/ B: [9 S5 l
 DSP Requirements
# P+ ^- ]. h- A, Z0 G1 R( }* j ADSP-21xx 16-Bit Fixed-Point DSP Core
  E6 p1 W6 m7 ]7 z# ] Fixed-Point Versus Floating Point( Q# y7 G- N2 t
 ADI SHARC® Floating Point DSPs
" r* }/ ~/ a" v0 y% Q ADSP-2116x Single-Instruction, Multiple Data (SIMD)3 y" K4 e8 Q- p3 I9 L# E0 ^
Core Architecture3 F4 o  @7 n* d1 Z+ M% I
 TigerSHARC™: The ADSP-TS001 Static Superscalar
7 n7 |* N! k. uDSP/ G  t" n) g0 u4 S+ V3 [
 DSP Benchmarks
' {! }. O, i0 B" \: g) k8 H DSP Evaluation and Development Tools
2 _+ O, o; K9 H3 N5 z5 sSECTION 8
2 F" `# P5 S0 t* ?INTERFACING TO DSPs
% p( {" N' l- G2 q- S Parallel Interfacing to DSP Processors: Reading Data9 e; H# j" G2 T0 h
From Memory-Mapped Peripheral ADCs% Z* t' k/ u+ v5 `' L* S
 Parallel Interfacing to DSP Processors: Writing Data to
7 q* f, i! m3 bMemory-Mapped DACs
/ m5 H5 u, A% q( g, b% ] Serial Interfacing to DSP Processors
) b+ q" S0 `2 }% `1 ~- Z Interfacing I/O Ports, Analog Front Ends, and Codecs to
% U  z7 B# ~- ]( _2 F, ]4 s6 |7 iDSPs! o" a  O( Q2 W
 DSP System Interface
( M1 l7 n% r) z6 c/ {' J+ e' QSECTION 9
9 H* u, G( c1 d6 p, \' QDSP APPLICATIONS
! j  G. t( g3 [1 K High Performance Modems for Plain Old Telephone
3 \) n* v3 w3 }Service (POTS)) j4 \7 B/ C" ?5 O) Z  h
 Remote Access Server (RAS) Modems
4 P! J& M3 C- v, M ADSL (Assymetric Digital Subscriber Line); a" A- S$ T  ?' W* U; Q( }
 Digital Cellular Telephones
/ X: |! F  b! m, H1 k GSM Handset Using SoftFone™ Baseband Processor; p" j; r5 r) w
and Othello™ Radio3 v' {  f( e2 n3 D" }
 Analog Cellular Basestations
; h: |1 U7 P6 G3 ~0 c# ] Digital Cellular Basestations  i0 y) F; F+ a2 Q
 Motor Control
  n; p# s7 p* ~- K+ W2 R5 D Codecs and DSPs in Voiceband and Audio Applications
$ i1 P7 f8 x6 M& {! l  e( h3 h2 | A Sigma-Delta ADC with Programmable Digital Filter4 A! |4 _6 s$ s2 t' `$ X
SECTION 10. P" s" U- z' k, Y1 c' x; y. J
HARDWARE DESIGN TECHNIQUES
* Q: s3 y" v7 B6 o Low Voltage Interfaces
! t. C8 B* q7 d$ z2 g  v. ? Grounding in Mixed Signal Systems/ o( I' Q8 v6 t( P: W& f
 Digital Isolation Techniques& ]* }' ?  _5 z' i5 |
 Power Supply Noise Reduction and Filtering$ w$ S4 G2 E! t, Y
 Dealing with High Speed Logic
& Y% J0 _# `% l) x1 ?( b6 G, z) @: bINDEX文字
作者: Pang8343569    时间: 2016-12-1 15:14
~~~

14_102.rar

3.56 MB, 下载次数: 4, 下载积分: 威望 -5

作者: jerryli    时间: 2016-12-2 11:17
绝对好的资料
. @4 p. m, p* ]( T! L$ S



欢迎光临 EDA365电子论坛网 (https://bbs.eda365.com/) Powered by Discuz! X3.2