EDA365电子论坛网

标题: Cadence SPB16.60.067补丁,强烈建议打上 [打印本页]

作者: partime    时间: 2016-3-15 20:14
标题: Cadence SPB16.60.067补丁,强烈建议打上
本帖最后由 partime 于 2016-3-15 20:20 编辑 4 |; b& _' R) e# D
; j. x4 B: L6 ~  a- v0 z; J  [; y% O
真是够了,这么快又出补丁了。这次还fix了不少bug,这个补丁还是需要打的。下面放出链接,回复可见" F" w$ N/ R7 d; r( z
[hide=d60]http://pan.baidu.com/s/1gdRQM1l[/hide]9 x5 @% R9 }3 y7 D

  b. J# @  J1 t% X这里是CCR。
( C/ B$ p5 C, p$ ?" _5 @3 l
" w4 o' i3 j8 S6 D- ?" n/ gDATE: 03-11-2016   HOTFIX VERSION: 067
7 }* g0 o% f% H9 x8 \( V===================================================================================================================================* M$ |# ~, w5 R0 v: h
CCRID   PRODUCT        PRODUCTLEVEL2   TITLE
0 b7 w! J3 C. L, O===================================================================================================================================6 T& o8 ~4 W- X0 e
1482953 ALLEGRO_EDITOR DATABASE         Part change disassociates parts from Group$ H( Q. S! ]% e
1484075 ALLEGRO_EDITOR PADS_IN          'pads_in' imports ASSEMBLY_TOP  and PLACE_BOUND_TOP outlines that are defined as shapes as lines
8 G7 S3 }/ J2 v) g' k/ N1519155 ALLEGRO_EDITOR OTHER            IPC-2581-B Negative Plane Error
! ], c5 C5 l7 W. m1528075 CONCEPT_HDL    OTHER            Auto Generate: DML model assignment fails with error 'There is PHYS_DES_PREFIX property in PTF file.'
7 [: |0 r% g% D4 M' b. F1528398 ALLEGRO_EDITOR SCHEM_FTB        Problem with pin number format used in NC property  s8 z9 d. O* O8 J/ W
1529178 SIG_EXPLORER   OTHER            Values not transferred correctly for PinPairs when created ECSET from a net( j: P6 s, }3 P
1529720 CONCEPT_HDL    COPY_PROJECT     Running ADW copy project does not update the 'master.tag' file
) w& |  X; \+ E  a7 d1530707 CONCEPT_HDL    CORE             Request to recover a 16.6 design after DE-HDL crashes& w1 q( O* Z4 \% k: {2 y
1532124 CONSTRAINT_MGR SCM              'File - Export - Technology file' in Constraint Manager crashes SCM if .tcf file is missing
# ?" E8 o8 _5 c0 v  d- x4 s1532788 CONSTRAINT_MGR OTHER            Pin pair is hidden when Highlight Filter is ON in Constraint Manager/ J( Q8 \! E& v7 h+ @( Y
1536912 CONCEPT_HDL    CORE             Customizing keys in DE-HDL - Disallow mapping a command to alphanumeric characters/ e6 {! ^* E" j: N. ]+ n1 H6 V, z" o
1537055 CONCEPT_HDL    CHECKPLUS        Rules Checker - POWER_PINS value not obtained when schematic instance has the POWER_PINS and POWER_GROUP properties
' _2 J0 Z1 w- |5 b" c( }: s. K8 O1537278 SIG_EXPLORER   SIMULATION       SigXplorer (Allegro Sigrity SI) crashes when simulation is viewed in SystemSI Waveform Viewer7 K; {7 [8 v9 \4 ?1 }' G
1537339 CONCEPT_HDL    INTERFACE_DESIGN No warning is flagged when moving a Net Group over a net9 k1 h8 v. m- q7 B
1537521 FLOWS          PROJMGR          Do not allow project creation if there are spaces in directory or file names on the Linux platform0 Q: f* w. H- t0 b
1539227 CONCEPT_HDL    CORE             Renaming a page from the hierarchy browser crashes the schematic editor.; [, c4 g8 h4 d) f0 ~
1541532 SCM            SCHGEN           Generate Schematics crashes with 'Out of Memory' error
7 m/ T. D" Q! ]$ z5 Q7 ?3 m) g1541589 ALLEGRO_EDITOR INTERFACES       STEP model incorrectly shown in 3D viewer. Shows pins as angled.- T1 j8 J" L3 ~% F' k3 L
1541680 CONCEPT_HDL    DOC              A dot (.) or period in design name created 2 separate design folders in worklib
. Y1 }) n% V; i/ t4 U1541687 ALLEGRO_EDITOR PADS_IN          PADS closed polygons are imported as lines
* Z5 b+ ]$ F2 k' x7 i9 m1542722 ALLEGRO_EDITOR INTERFACES       IDX export: RefDes and PART_NUMBER missing for mechanical symbols9 |& @8 ]5 y, b' B
1542817 ALLEGRO_EDITOR DATABASE         Import Netlist not getting completed on specific board
. s& m8 z1 l( Y$ ?3 j& }% _& z1544060 SCM            SCHGEN           Generate Schematics causes Allegro System Architect to crash: ?, Y* C6 }( O% v
1544633 APD            STREAM_IF        The 'stream out' command causes Allegro Package Designer to crash
/ u* L6 K2 ~; n, v) ^2 N  J1544698 ALLEGRO_EDITOR PLACEMENT        'place replicate' does not add clines and vias to fanouts if fanouts are marked
. b! h( @" q9 F/ w0 k% f1544859 APD            PARTITION        Timing vision menu is missing in APD/SIP partitions.
, o! V" u" y7 L/ W6 {0 |" F1545136 ALLEGRO_EDITOR PLACEMENT        All fanouts are marked as part of one symbol instead of the symbols they attached with
! E1 V2 v1 Q  n1545370 APD            OTHER            Pads in .mdd file getting placed on different layers as compared to the design
. j; N8 ?6 l% r
) d7 B! C4 F" A3 c# R  T1 y. g9 d4 W" X( H+ i

" u' P6 ~4 q) u7 C% }. |# D5 v1 O5 r2 X; ~
补充内容 (2016-4-5 21:12):
7 _$ O. v0 @+ ?068的hotfix已经出来了。这个就关掉了吧,链接已经失效~~~
4 k2 T* ?) D2 g$ E/ `* R- y, H4 C% o0 d$ }
补充内容 (2016-4-11 19:50):
. N3 Z2 X% t# v' b. S% u068的hotfix请移步到这https://www.eda365.com/thread-132946-1-1.html2 v& c$ B" e/ n
+ P! P# w; v/ T5 t. o8 f- t
补充内容 (2016-7-15 20:46):) g3 |3 _) W1 z4 d6 h' p
https://www.eda365.com/thread-135499-1-1.html
: G3 M# F) G8 Z' \S071的补丁




欢迎光临 EDA365电子论坛网 (https://bbs.eda365.com/) Powered by Discuz! X3.2