还以为要出177了，高了半天又来一个。 " F/ A$ r: p$ m. f2 `+ H 6 @5 g0 ]7 M( w Q& ]$ [, j" a: F$ h2 E$ ]7 K) Q; q& L/ u
& H+ R5 ?" x( a; t7 \- y; N5 n* D
' }* y1 g8 d4 @" d t+ `' Q; jDATE: 02-27-2015 HOTFIX VERSION: 044================================================= ==================================================================================CCRID PRODUCT PRODUCTLEVEL2 TITLE===================================================================================================================================1342021 SCM OTHER The net NC is inadvertently attached to the physical net name PV_CT_P_PIN_SPIADC_CS11343064 SIG_INTEGRITY CIRCUIT_BUILDER Estimated crosstalk simulation result is incorrect.1363621 CONCEPT_HDL CORE The Variant Comparison BOM report needs the variants to be sorted alphanumerically1366388 ALLEGRO_EDITOR INTERFACES With SeparateSlotHoleLegend set to yes, generate NC Drill legend and export to DXF; slot hole figures are not exported1366412 ALLEGRO_EDITOR INTERACTIV Allegro hangs when deleting lines after the delete by rectangle command is used1367426 F2B DESIGNVARI Variant Overlay Options do not store default color1367636 CONCEPT_HDL CORE In DE-HDL Windows mode, the up/down arrow keys do not work as in previous ISRs1368436 ALLEGRO_EDITOR EDIT_ETCH After 'wirebond unlock' and edit/move of die, wires are lost1370555 CONCEPT_HDL CONSTRAINT_MGR The Select command crashes the application1371173 SIP_LAYOUT SHAPE Shape to Route Keepout Spacing false errors1371766 CONSTRAINT_MGR OTHER User-defined property value not transferred to Constraint Manager1375239 ALLEGRO_EDITOR INTERFACES Export Step Models Height issue1375360 SIP_LAYOUT IC_IO_EDITING symed: "no available buffer identifiers" error after many moves and aligns of drivers1375611 CONCEPT_HDL OTHER DE-HDL crashes on running Save Hierarchy command1377437 APD STREAM_IF After running Stream Out, some of the offset pads are shifted and it is causing shorts.DATE: 02-13-2015 HOTFIX VERSION: 043===================================================================================================================================CCRID PRODUCT PRODUCTLEVEL2 TITLE===================================================================================================================================1259909 ADW DSN_FLOW Unlike Project Manager, parts cannot be copied from one design to another using ADW1341092 ALLEGRO_EDITOR MANUFACT Export > PDF should show drill holes if the Filled option is selected1356711 SPIF OTHER Unable to use PCB Router function with PA5700 license.1357880 ALLEGRO_EDITOR INTERFACES Incorrect Step model view in Step Package mapping window1362132 ALLEGRO_EDITOR DATABASE X hatch shape with cell High shows shape boundary error1362641 ALLEGRO_EDITOR INTERACTIV Unwanted apostrophes are added to ads_sdart and few other variables under File_management in User Preference1362771 ALLEGRO_EDITOR EDIT_ETCH Running AiDT displays an error; the tool crashes on subsequent runs1363908 SIP_LAYOUT PLACEMENT SiP Layout crashes when refreshing symbols1364113 ALLEGRO_EDITOR MANUFACT NC drill output does not comply with NC Parameters if the unit is inconsistent1364146 PSPICE SIMULATOR Simulating the attached Design gives 'RPC Server is unavailable' Error.1364209 ALLEGRO_EDITOR INTERFACES STEP export: Allow for zero height and instance height change with PLACE_BOUND_TOP/BOTTOM1364329 CONCEPT_HDL CORE Show Physical Net Name causing netlisting errors1364367 PCB_LIBRARIAN IMPORT_VIEWLOGIC viewlogic2con translator does not complete1364771 ALLEGRO_EDITOR MANUFACT Incorrect Gerber created for mounting holes1366415 CONCEPT_HDL CORE global navigation not working for few buses in the design1367650 SIP_LAYOUT IC_IO_EDITING Add Respace command to Symed app mode for I/O drivers1368246 SIP_LAYOUT OTHER Cannot delete die(s) that were placed manually in a design1368889 ALLEGRO_EDITOR INTERFACES Unable to export incremental updates of the IDX baseline file1369177 SIP_LAYOUT OTHER Add a new command to create a bounding shape 4 F% n4 A9 I+ k- V3 x, N
